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ABSTRACT
Studies of Wet Thermal Oxidation of Silicon and
Porous Silicon
by
Nilesh A. Gharia
Wet Thermal Oxidation of Silicon in VLSI is an extremely important
step in the formation of field oxides. Understanding oxidation kinetics is
critical for process reproducibility. The present study aims at gaining an
insight into the oxidation kinetics through large experimental data at process
temperatures of 800°C, 900°C, 1000°C and 1100°C with a bubbler
temperature of 98°C. Oxides with thicknesses ranging from 100A to 7000A
have been grown. Rate constants are obtained for the growth kinetics.
Extensive characterization studies have been performed on MOS structures
produced after wet oxidation.
In addition, porous silicon which assumes a growing significance in the
field of SOI technology has been produced using chemical method. SOI
technology with porous silicon as an insulator marks a new concept with
growing interest in porous silicon as a replacement to GaAs technology in
optoelectronic devices. Characterization studies have also been performed
for porous silicon structures.
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CHAPTER 1
INTRODUCTION

1.1 An Overview
In Silicon technology, Si02 plays an important role in determining the
electrical properties of the device. Oxide growth is an important process in
silicon technology. When dealing with silicon integrated circuits, the
quality of Si02 and its thickness play a major role in determining the
electrical characteristics of device and IC as a whole. Here a study has been
carried out on thick Si02 growth and characterization. Study on parameters
affecting the oxide growth has been performed.
With the kinetics of wet thermal oxidation, formation of porous silicon
using chemical method and the effects of porous silicon as dielectric, its
comparison with wet oxide has been carried out. An effort has been made to
study the structure of porous silicon structure which has been like a kind
of mystic because of its unusual amorphous type structure. All the device
structures were made in the Microelectronics Research Center at MIT.
Kinetics of Si02 has been studied with respect to time, temperature and
oxide thickness. Electrical characterization of MOS structures with the above
Si02 has been carried out. Thin oxides of 100A have been grown using wet
thermal oxidation which play an increasingly important role in the shrinking
technology of VLSI. Thick oxides play a significant role in masking as well
as field and pad oxides. Study has been made on oxide growth with Si02
thicknesses ranging from 100A to 7000A.
The oxidation of Silicon is neccessary during the entire process of
fabricating modern integrated circuits. The production of high-quality ICs
requires not only an understanding of the basic oxidation mechanism, but also
1
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the ability to form in a controlled and repeatable manner a high quality oxide.
Thus, the growth of silicon dioxide by thermal oxidation has been a critical
step in semiconductor processing since the very inception of the
microelectronics industry. The ability to reliably obtain a uniform dielectric
layer of virtually any thickness that can be patterned as necessary is crucial to
the production of every modern silicon based device.

1.1.1 Significance of Oxide Growth
Oxide layers in silicon integrated circuit technology provide surface
passivation for a silicon device, serve as a diffusion mask, serve to isolate one
device from another, serve to insulate the gate electrode from the silicon in
field effect devices, and serve to isolate multiple levels of device
interconnection in an integrated circuit. Moreover, oxide layers that perform
these functions must be produced at low cost. To fulfill the requirements of
these various roles, several methods of oxide preparation have been devised.
The most important ones are vapor phase reaction, plasma anodization, wet
anodization, and thermal oxidation in both dry and wet environments.
For passivation of bipolar transistors and junction diodes, the oxide layer
must ensure that the electrical characteristics of the device are dominated by
bulk rather than surface properties. That is, the interface between silicon and
its oxide must have a minimum, stable density of oxide fixed charge and
interface traps, and the oxide must be sufficiently thick so that potential
gradients along the air-oxide interface have a minimum influence on the
semiconductor. As a diffusion mask, purity and continuity of the oxide layer
are important. Both thermally grown oxides and oxides deposited by vapor
phase reaction achieve these goals.
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Isolation of active devices in an integrated circuit requires a thick oxide
layer with a low electrical conductivity that can be quickly grown. Anodic,
thermal, or vapor phase reaction methods of oxide preparation will suffice for
this application.
For gate oxides in field effect devices such as the MOSFET and the CCD,
the oxide-semiconductor interface again must have a minimum, stable density
of oxide fixed charge and interface traps, but now stability under fields
normal to the air-oxide interface is especially important. The oxide that meets
these requirements best is thermally grown oxide. For these reasons, thermal
growth is the key oxidation process in integrated circuit technology.
The oxide preparation methods used widely for electrical isolation of
multiple levels of device interconnections are vapor phase reaction or RF
sputtering. Of these, vapor phase reaction is the best because it can be
applied over metal layers. For polysilicon gates and interconnections, thermal
oxidation of polysilicon can provide insulation for interconnection isolation.
There are two aspects to understanding the oxidation of silicon:
(1) understanding the oxidation techniques well enough to grow oxides
suitably for integrated circuit application.
(2) understanding the interaction between device characteristics and the
electrical and chemical properties of the oxide layer.
Oxide fixed charge, interface traps, and ionic species in the oxide layer
can each affect device characteristics. All are related intimately to the oxide
growth process.
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1.1.2 Oxide Growth Kinetics
Silicon has a tendency to form a stable oxide (SiO2). Freshly cleaved Si
when exposed to an oxidizing ambient will form a very thin (<20A) oxide
layer, even at room temperature. When Si is exposed to an oxidizing ambient
at elevated temperatures, more rapid growth and thicker oxides are produced.
The basic mechanism for the formation of SiO2 from Si is well
understood. Deal and Grove developed a mathematical model which
accurately describes the growth kinetics of oxide in Silicon M. The model
is valid for oxide thickness greater than 300A. They proposed that oxidation
proceeds by the diffusion of an oxidant (molecular H20 or 02) through the
existing oxide to the Si / SiO2.
The reactions governing the formation of SiO2 are given as:
Si (solid) + 02 (vapor)

SiO2 (solid)

Si (solid) + H20 (vapor)

SiO2 (solid) + 2H2 Wet Oxidation

Dry Oxidation

The oxidation reaction occurs at the Si / SiO2 interface. Therefore, as the
oxide grows, silicon is consumed and the interface moves into the silicon.
Figure 1 shows the relationship between the thickness of the grown oxide film
and the consumed silicon. Based on the relative densities and molecular
weights of Si and SiO2 it is found that the amount of silicon consumed is 44%
of the final oxide thickness. Thus, if 10,000A of oxide is grown, 4400A of
the Si will be consumed. This relationship is important for calculating step
heights that form in the silicon as a result of varying oxidation rates at
different locations of the silicon surface.

5

Figure 1.1 Silicon dioxide growth by thermal oxidation.

1.2 Objectives of the current work
This study focuses on the growth kinetics of Si02 layers in the thickness
range from 100A to 7000A in order to achieve a better understanding of the
oxidation process. The thesis gives the picture of growth kinetics of Si02
and electrical characterization after forming MOS capacitors with the above
oxide thickness range. It includes the experimental procedures used to study
the oxidation kinetics and subsequently arrive at rate constants for further
interpretation.
In latter part of thesis, a study is made on the formation of porous silicon
and electrical characterization has been carried out to infer some conclusions.

1.3 Organization of the Thesis
This thesis consists of studies of the kinetics of wet thermal oxidation.
Chapter 2 throws light on the silicon structure, oxide formation theory and its
mechanism. In Chapter 3, the various types of oxidation methods have been
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discussed. Chapter 4 concerns with wet thermal oxidation. Chapter 5 deals
with the characterization of wet oxidized silicon.
Chapters 6 and 7 details the formation, characterization and applications
of porous silicon.
Conclusions infered from the experimental data obtained both for
oxidation kinetics and porous silicon studies are presented in Chapter 8.
The various process programming used for oxide formation, metallization
and photolithography are given in the Appendix.

CHAPTER 2
SILICON OXIDATION
2.1 Introduction
The formation of the oxide of silicon (SiO2) on a silicon surface is termed
oxidation. The ability to form this oxide (SiO2), which is stable and
tenacious, provides the foundation for planar processing of silicon integrated
circuits. Table 2.1 shows the range of thermal Si02 thicknesses used in
VLSI processing.
Table 2.1 Range of Thermal SiO2 Thicknesses used in VLSI Processing
SiO2 Thickness
60
- 100.
150 - 500A
200 - 500A
2000
5000A
300

-

10,000 A

Application
Tunneling Oxides
Gate Oxides, Capacitor Dielectrics
LOCOS Pad Oxide
Masking Oxides, Surface
Passivation Oxides
Field Oxides

2.2 Properties of Silicon Dioxide
Amorphous state of silicon dioxide (SiO2) is also termed as glass of fused
silica. It is extensively used in furnace hardware. Quartz is the name of one
of the crystalline phases of SiO2. The amorphous state of SiO2 is
thermodynamically unstable below 1710°C. The rate of transformation is
found to decrease with decreasing temperature, essentially approaching zero
at 1000°C.
Stevels and Kats[2] have developed a model that allows the structure of
fused silica to be more clearly visualized. Although amorphous, and therefore
not having long range structure, a short range order does exist. The short
7
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range order is centered around the structural formula for the material which is
SiO44-. The structure can be described as follows:
The silicon atom, with a valence of +4 is located at the center of a regular
polyhedron (in this case a tetrahedron or triangular polyhedron) with oxygen
ions(O2-) at each of its corners. The tetrahedral distance between silicon and
oxygen ions is 1.62A, while the oxygen-oxygen ion distance is 2.27A.
The polyhedra are then joined to each other by an oxygen ion called a
bridging oxygen, which is shared between the two touching polyhedra. This
is the case for crystalline SiO2. For silicon dioxide in the amorphous state
(fused silica), however, some of the vertices of the polyhedra have
nonbridging oxygen ions, which are not shared. The greater the ratio of
bridging to non-bridging oxygens, the better the cohesiveness of the glass.
The atomic movement in the glass is more likely to occur by the
movement of oxygen atoms rather than silicon atoms, since the rupturing of
four Si-O bonds is required to free a silicon atom, while the rupture of only
two Si-O bonds are required to free a bridging oxygen atom. If this scission
occurs, an oxygen ion vacancy is formed. This vacancy has a net positive
charge in the network. Both bridging and nonbridging oxygen vacancies may
be formed, but the nonbridging is more likely to occur based on binding
energy considerations.
Si02 films grown by the oxidation of silicon, have an amorphous structure
with a random network of polyhedra. The density of thermally grown fused
silica (2.15-2.25 g / cm3) is less than that of crystalline quartz (2.65 g / cm3).
The lower density implies a more open structure. This open structure is
conducive to the interstitial diffusion of impurities through the network.
Impurities introduced into fused silica radically change its properties. As
is the case in silicon, both substituional and interstitial impurities exist. The
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substitutional impurities replace silicon in the structure. The most important
impurities of this type are boron (B3+) and phosphorus (P5+) ions. Another
term for these impurities is network formers, since they themselves can be the
basis of a glassy structure (B2O3 or P2O5). The missing or extra electrons in
the tetrahedra, when these materials are added, are accommodated by the
elimination or formation of bridging oxygen ions, respectively. The
elimination of bridging oxygens tend to weaken the network.
The oxides of Na, K, Pb, and Ba enter the structure as interstitial
impurities. When this occurs the metal ion gives up its oxygen to the
network, thereby producing two nonbridging oxygen ions, which replaces the
original bridging oxygen. The additional nonbridging oxygen also tends to
weaken the structure, allowing the glass to be more porous, and thereby
increasing the diffusion rate of other species within the glass. Impurity oxides
of this type are termed network modifiers since they do not form glasses
themselves.
Water vapor is a prevalent impurity in fused silica, and can enter from the
atmosphere or be grown-in during wet oxidations. The water vapor combines
with a bridging oxygen to form a pair of stable nonbridging hydroxyl groups
(OH-). This reaction can be represented by:

The increase in nonbridging oxygens again tends to weaken the silicon
network, thereby increasing the diffusivities of many materials in the network.
The presence of OH can be detected by IR spectroscopy, since the Si-OH
stretching frequency is different than that of Si-O.
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Figure 2.1 The structure of fused silica glass
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Table 2.2 Selected physical constants of thermal silicon dioxide

Dc Resistivity (Q-cm), 1014-1016

Melting Point (°C)

—1700

25°C
Density ( g/cm3)

2.27

Molecular Weight

60.08

Dielectric Constant

3.8 - 3.9

Molecules /cm3

2.3x1022

Refractive Index

1.46

Specific Heat (J /g°C)

1.0

Dielectric

Strength 5-10x106

(V/cm)
Energy Gap (eV)

—8

Etch rate in Buffered HF 1000

Stress in film on Si (dyne 2 - 4x109

(A/min)

/cm2)

comp.

Infrared Absorption Peak 9.3
Linear

Expansion 5.0x10-7

Coefficient (cm/cm°C)

Thermal

Conductivity 0.014

(W/cm°C)

2.3 Oxide Formation
The basic oxidation process is the sharing of valence electrons between
silicon and oxygen to form four silicon-oxygen bonds. Each bond is largely
covalent with a small ionic component at room temperature. The ionic
component becomes more important at elevated temperatures.
It is shown (Marker experiments)[3] that an oxidizing species and not
silicon moves across the oxide layer and that the oxidation reaction occurs at
the silicon-oxide interface. During oxidation, the top surface of the SiO2 film
will not be coplanar with the original silicon surface because a volume
expansion occurs during oxidation. This expansion occurs because the
density of SiO2 (2.21 g/cm3) is slightly less than than the density of Silicon
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density of SiO2 (2.33 g/cm3) is slightly less than the density of silicon (2.33
g/cm3). Growth of an oxide of thickness X0, will consume a layer of silicon
about 0.45X0 thick, as can be calculated from the density and molecular
weight of silicon and SiO2[4]. Fig 2.2 gives an estimate of the phenomena.
For oxidation in pure oxygen, which produces "dry"oxides, the
stoichiometric chemical reaction producing the oxide film is

The stoichiometric chemical reaction for producing the oxide film in
water vapor "wet oxides" is

Reaction (2.2) describes the overall reaction between oxygen and silicon,
and reaction (2.3) describes that between water vapor and silicon.
The basic structural unit of thermally grown SiO2 is a silicon ion
surrounded tetrahedrally by four oxygen ions as illustrated in Fig. 2.3(a). The
silicon-to-oxygen internuclear distance is 1.6A and the oxygen-to-oxygen
internuclear distance is 2.27A. These tetrahedra are joined together at their
corners by oxygen bridges in a variety of ways to form the various phases or
structures of SiO2 . Crystalline quartz is periodic in nature, extending over
many molecules, while the amorphous SiO2 has a non-periodic structure. Fig.
2.3(b) is a two-dimensional schematic diagram of a quartz crystalline
structure made up of rings with six silicon atoms. Fig. 2.3(c) is a twodimensional schematic diagram of an amorphous structure. In the amorphous
structure there is a tendency to form characteristic rings with six silicon
atoms. It can be noted that the amorphous structure in Fig. 2.3(c) is quite
open because only 43% of the space is occupied by silicon-dioxide
molecules [4] .
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Figure 2.2 Growth of silicon dioxide by thermal oxidation

Figure 2.3 (a)Basic structural unit of silicon dioxide. (b)Two dimensional
representation of a quartz crystal lattice. (c)Two dimensional representation
of the amorphous structure of silicon dioxide[4].

14
2.3.1 Oxidation Kinetics - Classical Theory
The macroscopic oxidation process was first suggested by Deal and Grove
through a phenomological model developed by them. The model is
schematically illustrated in Fig. 1.1. This model is valid for oxide thicknesses
above 300A oxidation in dry oxygen, oxidant partial pressure of 1 atm or
less, and temperatures between 700 and 1300°C.
Let the silicon be covered initially by an oxide layer of thickness xo, as
shown in Fig 1.1. The overall process is divided in three consecutive stages:
(1) Molecules from the oxidant are transported from the gas atmosphere to
the outer surface of the already formed oxide layer, through the gas-oxide
interface with flux F1. (Flux is defined as the number of atoms or molecules
crossing a unit area per unit time). As the gas-phase mass-transfer coefficient
is high, one can assume that the concentration of oxidant Co in the top layer
of the oxide is to be given by the equilibrium concentration of the oxidant at
the oxidation temperature. It should be kept in mind that this equilibrium
concentration of the oxidant in the oxide, C*, i.e. the concentration in the
oxide per cubic centimeter is linearly related to the partial pressure of the
oxidant in the oxidizing gas by referring to Henry's law and Ideal gas laws

and,

where ps, is the partial pressure in the gas adjacent to the oxide surface,
pg is the partial pressure in the bulk of the gas, and H is Henry's law
constant. Using Henry's law along with ideal gas law,

(2) The oxidant moves through the oxide layer towards the silicon surface.
The diffusive flux of any part, x in the oxide layer is given by Fick's law,
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where, D is the diffusion coefficient and dC/dx is the concentration
gradient of the oxidizing species within the oxide. The diffusion constant
strongly depends on the structure (atomic, molecular or ionic) of the oxidant.
Under steady state conditions, F2 is constant throughout the oxide layer and
a linear concentrtion profile is obtained. This means that F2 is also given by

where, Ci is the concentration of oxidant at Si - SiO2 interface.
(3) The oxidant reacts at the silicon surface to form a new layer of silicon
dioxide. The rate of this interface reaction is assumed to be proportional to
the oxidant concentration at the interface, so that the resulting flux F3
becomes,

where, Ks is the chemical surface-reaction rate constant for silicon
oxidation.
Under steady state conditions, the fluxes F1, F2 and F3 must be equal.
Solving the simultaneous equations, F1 = F2 and F2 = F3 expressions for Ci
and Co can be obtained. Thus,

and,

There are two limiting cases, which may arise, when the diffusivity is
either very small or very large (i.e D >> Ksxo) so that from eqn. (2.10) and
equn.(2.11). Ci → 0 and Co → C. This case is called the diffusion
controlled case, because the diffusion flux, governed by D, becomes small
compared to silicon surface reaction flux governed by Ks. Here the rate of
oxidation is limited by the availability of oxidant at the Si-SiO2 interface, and
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the oxidation rate is controlled by the reaction rate constant, Ks and by Ci
(which equals Co).
Substituting equation (2.10) into equation (2.9), the flux of oxidant
reaching the Si-SiO2 interface is,

The solution of this differential equation subject to boundary conditions that
an oxide may be present initially from previous processing steps or may grow
before the assumptions in the model are valid, that is xo = xi at t = 0 is,

where,

and,
The quantity τ, represents a shift in the time co-ordinate to account for the
presence of the initial oxide layer xi.
Equation 2.13 is the general relationship for thermal oxidation of silicon
[3,5].
Solving the quadratic relationship of Eqn. 2.13 for xo as a function of time
t, we obtain,

There are two limiting cases of eqn 2.13. For long oxidation time (i.e
thick oxides)when t >> A2 / 4B and t >> T, equn 2.14 becomes,

Equation 2.16 is called the parabolic rate constant. This limiting case is
the diffusion-controlled case (discussed previously).
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For short times (i.e thin oxides) when (t +

>> A2/4B, equation 2.14

becomes,

This reaction is called the linear law and the quantity B/A is called the linear
rate constant. This case is the reaction controlled case, discussed previously.
The general oxidation equation is a good fit for thick oxides and oxidation
in wet oxidizing atmosphere, but for dry oxidation, the fit of eqn 2.13 to the
oxidation does not extrapolate to zero initial thickness but instead to a value
that equals about 250A, for data spacing a range of 700 to 1200°C. As stated
before, Deal and Grove found, in fact, that there was an initial accelerated
growth during oxidation in dry O2.

2.4 Oxidation Mechanism
To understand the mechanism associated with the atomic reactions at the SiSiO2 interface during thermal oxidation and to characterize these reactions,
especially the mechanism associated with the rate constant K in eqn. 2.13,
three individual phenomena have been proposed[6]. These are shown in Fig.
2.4.
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Figure 2.4 Proposed Mechanism occuring at Si-SiO2 interface during silicon
thermal oxidation[6].
Firstly each SiO2 molecule produced occupies considerably more volume
than that of silicon reacted. Thus appreciable strain results at the interface
region as is indicated by the upper box in the Fig. 2.4. This compressive
stress accounts in part for the excellent passivation property of thermal silicon
oxide, but can also lead to lattice mismatch and other defects, if some
mechanism does not permit the stress to be relieved.
One of the ways of relieving this stress is shown in the lower box of Fig.
2.4, which is the generation and diffusion of silicon interstitials away from the
interface. Silicon interstitials produced by the oxidation process have been
proposed to cause enhanced diffusion of dopants in silicon during thermal
oxidation - OED(oxidant enhanced diffusion) as well as to promote stacking
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fault formation - OISF( oxidation induced stacking fault). It has been
proposed that they contribute to charges such as QF (Fixed oxide charge) or
Qit (Interface trapped charge) in the oxide. For the enhanced dopant diffusion
effect, a relationship relating the oxidation rate and effective diffusion
coefficient has been developed, which agrees reasonably well with
experimental data:

where, Di = the normal diffusion coeffiecient due to vacancy mechanism
and K(dx/dt)n = silicon interstitial contribution. The value of n has been
determined to range from 0.2 to 1.0. An expression for stacking fault,
generation and retrogrowth has also been proposed :

where, dl/dt = growth / retrogrowth rate, K2 = the shrinkage rate in the
absence of oxidation and K1 (dx/dt)n = the interstitial contribution to the
growth rate. A number of process variables in addition to oxidation rate
dx/dt, such as ambient type, silicon orientation, HCl presence and mechanical
damage have been shown to affect oxidation-enhanced diffusion and stacking
fault generation through the formation of Silicon interstitials during oxidation.
The third reaction or mechanism proposed to occur at the Si-SiO2
interface, indicated by the middle portion of Fig. 2.4, involves the possible
contribution of silicon vacancies to the oxidation reaction. Under normal
conditions (lightly doped silicon), the vacancy concentration is reasonably
low and oxidations proceeds giving rise to the mechanism of strain generation
and silicon interstitial effects. However, for heavier dopant concentration
CB p 1020cm-3) enough silicon vacancies are present so as to provide
additional free volume which can accommodate additional interstitials and as
a result, the oxidation rate increases[6].

CHAPTER 3
TYPES OF OXIDATION

3.1 Introduction
Oxide growth is determined mainly by three parameters namely time,
temperature and pressure. For growing thick oxides, steam plays an important
role. The oxidation rate will be more at high temperature and high pressure.
This chapter discusses various methods for thick oxide growth such as
high pressure steam oxidation, anodization in a liquid electrolyte, plasma
anodization and deposited silicon dioxide. The chapter gives an overview of
the thick oxide growth techniques as well as its implementation, alongwith the
procedures for measurement of oxide thickness.

3.2 High Pressure Steam Oxidation
There are two ways of implementing high pressure steam oxidation. The
first is a steam generator feeding a closed tube that contains the silicon to be
oxidized. Steam pressure is established in the closed tube by a pressuresensitive valve that opens when steam pressure reaches a predetermined
value. This arrangement works much like an ordinary steam boiler and is
suitable for the lower pressure ranges up to about 10 to 20 atm. For higher
pressures, the second method, a steam high pressure reactor, is used[7]. Fig.
3.1 illustrates a cutaway of a typical steam reactor used for handling a singe
wafer for experimental purposes. This reactor will support a pressure of 5000
atmosphere at room temperature and 100 atmosphere at 890°C[7]. The
reactor is made of Inconel X to give the system mechanical strength at
elevated temperatures with six bolts to secure tight closure. Two gold liners,
20
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as shown, provide the seal and avoid contamination of the steam. Because
high pressure steam at elevated temperatures is very corrosive, an inert metal
such as gold must be used as the liner. If another more active metal were
used, high pressure steam would dissolve impurities from the chamber walls,
and these impurities would be incorporated into the silica layer being grown
with adverse effects on the electrical properties of the underlying devices.
The ultimate steam pressure reached within the reactor is determined by
the quantity of water placed into the reactor before sealing, oxidation
temperature, and the volume of the reactor interior. This quantity of water
can be calculated from PVT (pressure-volume-temperature) data for water
above critical temperature and delivered to the reactor by means of a pipette
with an accuracy of 0.5%. Typically, reactor volume is known to 0.2%, so
pressure in the reactor is known to 1%. The drop in steam pressure in the
reactor due to reaction with silicon is negligible when compared to the
accuracy with which pressure is known for most of the film thicknesses of
interest. A silica liner also is used, as shown in Fig. 3.1, to house the silicon
slice and keep it from coming in contact with the liquid water drop placed
into the reactor before sealing. Quality, uniformity, and reproducibility of the
silica film are improved by keeping the liquid water drop from contacting the
silicon slice, as the water drop can contain both dissolved and particulate
impurities[8]. The reactor is then heated by placing it into a furnace held at
oxidation temperature.
Growth of the silica film proceeds linearly with pressure and time.
Experiments conducted at temperatures of 500-850°C and pressures of 25400 atm for times of 0.5-8hr and thicknesses of up to 7µm gave linear
kinetics[7]. Fig. 3.2 illustrates oxide growth in high pressure steam at one
particular temperature and pressure.
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Film growth under conditions of very high pressure for long periods
occurs at rates that are nonlinear. Furthermore, these rates are always smaller
than those found at lower pressures. This behavior is due to the solubility of
oxide in steam[9]. It is known that steam at pressures of 100 atm and above
can dissolve the various forms of SiO2. The overall trend for the solubility of
the oxide for water is to increase with temperature and pressure. Above
certain pressures, the silica film does not grow, and an etching of silicon
occurs, producing a surface approximating the appearance of a lapped
surface. Table 3.1 shows the minimum pressure at a given temperature at
which etching occurs.
High pressure steam reactors are commercially available, suitable for
rapidly growing field oxides in production. Also, rapid oxidation in high
pressure oxygen suitable for growing field oxides has been reported[10-12].
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Figure 3d High Pressure Steam Oxidation reactor[8].

Figure 12 Oxidation of silicon in steam at 650°C and 50 atm. The oxidation
rate is 25.7±0.8A°/min[7].
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Table 3.1 Minimum pressure at which etching of silicon by steam occurs at
different demperatures[7].

Temperature (°C)

Minimum Pressure P (±50 atm)

500

500

650

400

750

200

850

150

3.3 Anodization in a Liquid Electrolyte
If a silicon wafer is made the anode of an electrolytic cell containing an
electrolyte with an oxygen bearing component, which does not dissolve
silicon or its oxide, and a current is passed between the anode and an inert
cathode such as platinum, an oxide film will grow on the silicon surface. The
oxide film grows as the current, which is predominantly electronic with a
small ionic component, flows through the growing oxide layer under an
applied electric field.
Anodically grown SiO2 films can be made comparable in quality to
thermally grown SiO2 provided that the anodic films are annealed. Structural
differences between thermally and anodically grown and annealed films have
been detected by X-ray diffraction methods[12] and infrared
spectroscopy[13]. The anodic film appears to be truly amorphous, whereas
the thermally grown oxide has short range order. Another difference is that
impurities in the electrolyte and the material composing the solutes and
solvents in the electrolyte can be incorporated into the growing anodic film.
Nevertheless, the electrical properties of the Si-SiO2 interface of anodic films
can be made comparable to thermally grown films by postoxidation annealing
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treatments such as heating in H2 at 500°C or heating in an inert ambient such
as argon or helium at 1000-1200°C[15}. Because anodic films have not been
studied as extensively as have thermally grown oxide films, it is not known
whether anodic films after annealing will age in the same way as thermally
grown films.
The major advantages of anodically grown oxide films are:
(1) there is no impurity redistribution at the silicon surface as there is in
thermal oxidation; and
(2) implementation of the process and oxide thickness control are easy
and low in cost.
In most cases it is not practical to grow silica films thicker than about 0.2
µm because the voltages become so high for greater thicknesses that the
oxide breaks down and is of poor quality. A way of growing thicker oxides is
by a combination of anodic and thermal oxidation. The anodic part consists
of exposing silicon to an HF electrolyte at low voltages to form a layer of
porous silicon containing pipes of SiO2[16-18}. The depth of such a layer is
limited by reaction time but can be made up to 10 µm deep. The thermal part
consists of annealing in dry oxygen or steam, which rapidly converts the
porous layer to a good insulator.
An application of this technique has been to provide an isolation region
between bipolar transistors in an integrated circuit[17}. When the isolation
region is initially p-type, the slice is anodized, thereby converting the diffused
p+ isolation region into porous silicon. The forming voltage for the p+ region
is much lower than for nearby n-type regions because of the high hole
concentration in the p+ layer. Therefore, the anodic reaction progresses
selectively in the p+ regions, leaving the n-regions unaffected. Thus no
covering on the n-type regions is required. When the isolation region is n-
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type, a silicon nitride layer must be used to mask the p-type regions. Light of
sufficient energy to create hole-electron pairs in the silicon must be used to
raise hole density in the n-type isolation region sufficiently high for
anodization to occur. After anodization, the porous layer is thermally
oxidized. Typically, a porous layer 5 µm thick will completely oxidize after
10 min at 1150°C[19]. To grow the same thickness of oxide thermally in
bulk silicon would require 35 hr at 1150°C in steam. Thus oxidation of the
porous layer is so much faster than bulk silicon that only the porous regions
are selectively oxidized. The isolation characteristics of the oxidized porous
layer are not good for p-n junctions, for example, leakage current is about 10
times higher[19]. However, the oxidized, porous layer isolation results in a
smaller bipolar transistor than junction isolation. In some cases the higher
leakage current of the oxidized porous layer may be tolerable, making it a
useful technique.
There are two major disadvantages of anodization. First, post-anodization
annealing is required to obtain a device-grade film. This annealing is done at
high temperatures (1000°C) in a hydrogen ambient. If optimum interfacial
properties are desired, the overall process is a high temperature one, even
though the oxide is grown anodically at room temperature. Therefore, anodic
films are used for purposes other than passivation or gate oxide. Thermally
grown oxides are almost exclusively used for passivation or where interfacial
electrical properties are critical, such as the gate oxide of a MOSFET.
Second, more impurities, which can have a detrimental effect on device
performance and stability, will be incorporated in a carefully grown anodic
oxide than in a carefully grown thermal oxide. However, anodic techniques
are used in some practical applications, such as bipolar transistor isolation in
an integrated circuit as just described.
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There are two regimes in the current-voltage characteristics of the
electrolytic cell during anodization. At low voltages the current that flows is
small and predominantly electronic, caused by the discharge of ions in the
electrolyte. No oxide grows until the voltage applied to the cell becomes
large enough that a significant component of the leakage current is ionic. The
ionic component rises rapidly with applied voltage. The ionic current
efficiency is usually quite low-on the order of 1% of the total leakage current.
The voltage can be increased up to a certain limit beyond which the oxide
breaks down, and a good-quality film cannot be made. Typically, voltages
applied for producing good-quality film are on the order of 250 V, with
current densities on the order of 10 mA/cm2.
There are two simple experimental conditions under which anodization
can be accomplished: (1) constant current and (2) constant voltage. During
formation at constant current, each new layer of oxide of thickness dx
requires an additional potential dV to be applied across the film to maintain
the field in the oxide and, therefore, the current constant. If the potential drop
in the previously existing part of the oxide film is not changed during further
growth, the differential field strength dV/dxo, is the actual electric field in the
new layer just forming. Typically, dV/dxo does not vary with increasing
oxide thickness at constant current.
The rate of increase of oxide thickness dxo/dt is given by,

where J is the ionic current density component, Z is the number of
Faradays F required to form the molecular weight of oxide, M, and p is the
density of the oxide film. If the differential field strength E is constant, the
rate of increase of potential required to maintain constant current is
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In practice, an estimate of the magnitude of dV/dt can be obtained by
noting that E varies slowly with J, usually less than 10% for a decade change
in J, so that dV/dt is about proportional to J.
At constant voltage, growth of the oxide film results in a continuous
decrease in electric field, and thus current density decreases. Eventually, the
rate of oxide growth becomes so small that the oxide thickness may be said to
have reached a limiting value. This limiting is not real because at infinite time
the oxide would be infinitely thick. However, a limiting value exists in the
sense that an inordinate amount of time would be needed to grow a thicker
oxide.

3.4 Plasma Anodization
In plasma anodization, the liquid electrolyte is replaced by a gaseous plasma
at a low pressure. It is thought that oxygen ions, produced in the gaseous
plasma, drift through the growing oxide layer under an applied electric field
and react with the silicon at the Si-SiO2 interface to form a new oxide. A
property common to plasma anodization and anodization in a liquid
electrolyte is that both oxidation rate and oxide thickness are electrically
controlled. One important advantage of plasma anodization over anodization
in a liquid electrolyte, for electronic device applications, is the extreme purity
of the oxide grown by plasma anodization resulting from freedom from solute,
solvent, and other impurity incorporation into the oxide film. The plasma
anodizing process is inherently self-purifying with regard to positively
charged mobile impurity ions because the applied electric field repels such
ions from the silicon surface. A high temperature (1000°C in H2) annealing
treatment is required to obtain interfacial electrical properties comparable to
thermally grown oxide films. Thus the overall process is a high temperature
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one, although the plasma anodization part can be done at room temperature.
Dielectric breakdown strength and dielectric constants are also the same as
for thermally grown oxides.
Plasma grown oxides are not superior to thermally grown oxides, and both
are high temperature processes, but the apparatus needed to plasma anodize
is more expensive and requires more skill to use than that for thermal
oxidation. Therefore, plasma anodization is not used in silicon integrated
circuit manufacture. However, plasma anodization may be useful in certain
research or development applications and is a candidate as a process for
growing the field oxide in competition with high pressure steam oxidation.
There are three methods of plasma anodization:
(1) the glow discharge, method, which produces a plasma that is feeble
but can be generated in large volumes; hence this method yields small
oxidation rates on large areas;
(2) the microwave method of producing a plasma, where the microwave
discharge produces an intense plasma of small volume that results in
very high oxidation rates on small areas[20]; and
(3) a high current, low voltage, dc arc plasma oxidation method, utilizing
a thermionic cathode that spans the operation parameters of plasma
density, volume, and gas pressure of the above two methods.
Therefore, method 3 is more feasible than method 1 or 2.
The silicon surface can be sputter cleaned in the vacuum apparatus,
necessary for plasma anodization, prior to anodization. In the high current,
low voltage, plasma method, typical anodization with an oxygen pressure of
0.07 Ton and a constant current density of 34 mA/cm2 produces 500A of
SiO2 in 10 minutes with the silicon at room temperature.
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3.5 Deposited Silicon Dioxide
A number of different methods are used in the electronics device industry to
deposit insulating films. Some of these methods are: thermal vapor
deposition; electrophoresis where charged particles of material are deposited;
spin-on; spray-on; and drip-drain techniques that are used mainly for
photoresist application and in optical devices; and silk screening, which is a
method for applying thick films in a particular pattern.
Chemical vapor deposited oxides do not replace thermally grown oxides
because the best electrical properties are obtained with thermally grown films.
Rather, CVD oxides are used for masking, as a diffusion source, for electrical
insulation between multilayer metallizations, or over a silicon gate, to obtain
thick oxide layers and to act as a protective layer over the entire integrated
circuit. A CVD film of SiO2 covering the aluminum metallization in an
integrated circuit can serve to inhibit electromigration of aluminum. For these
applications, CVD oxides have several advantages:
(1) thicker films can be obtained at low temperatures and shorter times
than can be obtained by thermal oxidation;
(2) the silicon substrate is not consumed in the CVD process, and little
impurity redistribution occurs in the silicon, as would occur in thermal
oxidation;
(3) CVD films can be produced on materials other than silicon, such as
the metal lead pattern on an integrated circuit.

3.5.1 Low Temperature Oxide
Low temperature silica can be deposited by the use of silane (SiH4) and O2
with N2 as carrier gas[22]. The useful deposition temperature is 300-500°C.
A relatively simple resistance heated depostion system is employed. The
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oxide film produced at these low temperatures can be used for masking or
covering temperature-sensitive structures or layers on silicon, some metals,
and ceramics. The basis for oxide deposition is the oxidation of silane

There are several disadvantages in processing of low temperature CVD
oxide films. First the etch rates in buffered HF are high being about four to
five times as fast as for thermally grown oxides. Such high etch rates can
lead to severe undercutting of photoresist films or lifting if the photoresist
films have poor adherence to the oxide film. The high etch rate(>4000 Amin
in buffered HF) can be reduced to as low as 1000 Amin by annealing the
oxide in oxygen at high temperatures. This aneal densifies the oxide,
resulting in the lower etch rate. However, the use of high temperatures for
annealing destroys the low temperature feature of this method of oxide
deposition. A second disadvantage of the low temperature CVD method is
the tendency for silica dust produced during the reaction to build up on the
reactor walls. These particles can break away and fall on the wafer during
the deposition cycle and cause defects in the film. The low temperature CVD
method also demands scrupulously cleaned surfaces, which is an ideal not
often achieved in practice, to prevent "swirl" or watermark patterns visible in
the deposited film. The deposition rate is nearly linearly dependent on silane
concentratrion. Because the quality of low temperature CVD oxides is
sensitive to surface cleanliness, pinhole density or the number of other film
defects can vary over a wide range.

3.5.2 Intermediate-Temperature Oxide
Intermediate temperature (500-850°C) oxides may be deposited using
pyrolysis (thermal decomposition) of tetraethylorthosilicate, (C2H2O)4Si, in
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a hot wall tube furnace reactor[24,25]. The deposition temperature is
normally around 765°C, and the carrier gas is nitrogen. Advantages of the
intermediate temperature method are a short time cycle (e.g., a film 2000A
thick can be deposited in 17 min), and large numbers of silicon wafers can be
handled on a furnace paddle or rack.
Intermediate temperature CVD oxides have been used most often as a
masking layer for the etching of silicon nitride films and for diffusion masking
of germanium substrates.

3.4.3 High Temperature Oxide
High temperature deposition of SiO2 is usually done at temperatures of 8501100°C using silane diluted to 1% in nitrogen, CO2, and hydrogen carrier
gas. Silicon dioxide is produced by the controlled oxidation of silane
according to reaction (3.2). The high temperature deposition method is most
useful for the top masking oxide for etching holes in silicon nitride films.
Masking occurs because silicon dioxide is etched by buffered HF, which does
not attack silicon nitride. The silicon nitride is rapidly etched by hot
phosphoric acid, which also slowly attacks the silicon dioxide at a rate less
than 10A /min. The oxide is used as a mask rather than photoresist because
the photoresist polymer is attacked by hot phosphoric acid. The top oxide
can be depostited at high temperature in sequence after deposition of the
silicon nitride layer without opening the reactor. Next, a pattern is defined on
the top oxide by photoresist techniques and holes etched in the top oxide
down to the silicon nitride with buffered HF. Now the top oxide acts as a
mask for etching the silicon nitride with hot phosphoric acid. High
temperature CVD oxide films are rapidly etched in buffered HF, dissolving at
a rate of 3000-4000A/min, or three to four times as rapidly as thermally
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grown SiO2. In all the methods of producing CVD oxides, the total pressure
in the reaction chamber is 1 atm. There are a number of advantages to
depositing SiO2 by the pyrolsis of tetraethylosilicate at low pressures:
(1) less particulates that can deposit on the wafers are generated;
(2) up to 200 wafers can be processed at a time;
(3) better thickness uniformity across each wafer is obtained;
(4) a more specular surface results;
(5) less material is used;
(6) and this method is less hazardous and lower in cost.

3.6 Oxygen Doped Silicon (SIPOS)
High voltage integrated circuits, a newly emerging class of devices, and high
voltage transistors pose a special set of problems relating to Si02. High
voltage devices require lightly doped regions to obtain high avalanche
breakdown voltages[26]. Therefore, high voltage devices are more sensitive
than conventional low voltage devices to positive oxide fixed charge and
mobile ionic contaminants, which can invert p-type and accumulate n-type
surfaces, thus altering the avalanche breakdown voltage. A high density of
charged interface traps also is undesirable. In an attempt to overcome these
problems, in place of a thermally grown oxide film, undoped polysilicon films
have been deposited on the device surface by chemical vapor deposition[27].
Such a polysilicon film is immune to ionic contamination and has no
characteristic interfacial charge, although it has some interface traps.
Unfortunately a large reverse bias leakage current is observed in junction
diode with undoped polysilicon films[27-28]. Most of this leakage current
flows through the polysilicon film which shunts the junction. The remainder
of the leakage current is generated through traps at the polysilicon-silicon

34
interface. Doping the polysilicon film with oxygen reduces the leakage
current to acceptable levels[27-28].
Oxygen doped polysilicon films are deposited at 650°C using the gas
mixture SiH4-N2O-N2{27-28]. The oxygen concentration in the deposited
film can be controlled by changing the flow rate ratio of N2O to SiH4. A
deposition rate of 500Å/min was obtained for undoped films; this rate
decreased with increasing amounts of N2O. Polysilicon films containing 1535 atomic % oxygen were found to be most suitable[27-28}. Such films are
chemically stable and have high resistivity and high dielectric strength. The
resistivity increases from 3 x 106 Q-cm for an undoped polysilicon film to
109 Q-cm for a film doped with 15-35% oxygen[27-28].

3.7 Oxide Thickness Measurement
Measuring the oxide film thickness accurately is an important process control
tool used during VLSI wafer fabrication. Various techniques are available for
measuring oxide thickness, the most important being:
a) Optical Interference
The optical interference method is a simple and nondestructive technique
which can be used to routinely measure thermal oxide thickness from less
than 100Å to more than 1µm. The method is based on the interference that
occurs between light reflected from the air /SiO2 interface and the Si /SiO2
interface.
b) Ellipsometry
Ellipsometry provides a non-destructive optical technique for measuring the
oxide thickness, as well as the optical index of refraction at the measuring
wavelength. The ellipsometry technique makes use of the change of state of
the polarization of light when it is reflected from a surface.
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c) Capacitance Method
The capacitance method can be used for measuring oxide thickness, but
requires the fabrication of a MOS capacitor. The oxide thickness is given by
xo = CoxAg/Eox o, where Cox is the measured oxide capacitance,

Ag

is the

area of the gate, cox is the dielectric constant of SiO2, and ɛo is the
permittivity of free space. The metal electrode of the capacitor must be large
compared to oxide thickness in order to minimize capacitive fringing effects,
which introduce errors in the measurement. The capacitance is measured
with the capacitor biased so that the Si is in accumulation. This ensures that
the silicon capacitance does not contribute to the measurement.
d) Oxide Film Color Chart
The oxide film color chart provides a rapid but less accurate procedure of
determining SiO2 thickness. Each oxide thickness has a specific color when
it is viewed in white light perpendicular to its surface.

CHAPTER 4
WET THERMAL OXIDATION PROCEDURE AND KINETICS

4.1 Introduction
This chapter includes the experimental work performed on wet thermal
oxidation of silicon wafer at different temperatures and different times. The
experimental procedure is thoroughly discussed and the data plotted. The
system arrangement for oxidation is also mentioned.
All experimental work was carried out in Microelectronics Research
Center at NJIT. The motive of this research is to grow oxides of different
thickness and analyze the kinetics involved in the oxide growth. This means
to compare the experimental data obtained with models and to give a related
logical explanation.
This work includes oxide thickness ranging from 100A to 7000A covering
applications from tunneling oxides to field oxides.

4.2 Experimental Procedure
The silicon wafers used in this research were five inch, p-type, with 100
orientation, having slice resistivity around 0.657x10-3 Q-cm, thickness of
around 0.404x109A.The substrate thickness was 610-640 microns and
substrate resisitivity were 0.01-0.02 Ω-cm. The sheet resistance was found to
be 0.256x100Ω/sq.cm. The V/I test showed 0.614x10-1Q. Four Point Probe
type FPP 5000 was used in this case to carry out V/I test, measure Sheet
resistance, slice resistivity and thickness of the wafer.
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4.2.1 Wafer Clean
All virgin wafers were initially p-cleaned in H2SO4: H2O2 solution of 5:1
concentration. This mixture was kept at 110°C. The wafers were kept in the
above solution for 10 minutes. After that, the wafers were rinsed in hot
deionized water for five minutes and again rinsed for five minutes in cold
deionized water. After rinsing, the wafers were kept in spin dryer so that
their were no solution particulates on the wafer surface.
4.2.2 Furnace pre-clean
Before putting the wafers into the oxidation furnace these wafers were
furnace pre-cleaned in (100:1) H2O:HF solution. Then these wafers were
rinsed in cold deionized water for five minutes and dried in spin dryer.
After furnace pre-clean, these wafers were then checked for residual oxide
on surface by nanospectrometer. In case of oxide growth, these wafers were
again kept in (7:1) buffered IF for five minutes to etch the oxide grown on
the wafer. Always furnace pre-clean step was done prior to introducing the
wafers in the oxidation furnace.

4.2.3 Steam Oxidation
After the furnace pre-clean step, the wafers were kept in furnace wafer boat
vertically, at a particular position in the boat so that the polished surface was
facing in front. This was done so that uniformity in reading (of oxide
thickness) could be obtained with the wafers at the same location in the boat,
instead of keeping them at different locations. The primary flat was always
on the top when wafers were placed in the boat.
In this experimental work, bubble temperature was maintained at 98±2 °C.
Oxygen gas was bubbled through the bubbler. Extreme care was taken so
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that fixed water level was maintained all the time. The bubbler flow to
oxygen main flow was kept at 1.25, meaning a fast process. During oxidation
the oxygen main flow was fixed at 20% of 10 (Standard Litres per Minute)
SLM while bubbler flow was kept at 25% of 3 SLM. During temperature
ramp down of the system, after oxidation, nitrogen gas was purged into the
system with flow rate of 10% of 30 SLM. The system was purged with pure
nitrogen gas at 5% of 30 SLM when idle with a constant temperature of
500°C.
The furnace parameters were controlled with Bruce 7351 microprocessor
system. The furnace parameters include the nitrogen gas flow, oxygen gas
flow, bubbler flow, time of each steps in oxidation process, temperature
setting in the oxidation process, alarm settings for deviation of temperatue
and flow rate. The details of Bruce 7351 system, the time cycle and its
programming are given in the Appendix I.

4.2.5 Oxide Thickness Measurement
The wafers were taken out from the furnace after the completion of oxidation
process and then they were placed on Nanospec/AFT Model 200 which is an
automatic film thickness measuerment system. Wafers with different
oxidation time were measured for their thickness. The thickness was
measured at nine fixed points on each wafer so that the uniformity of
measurement and accuracy could be maintained. Details of Nanospec/AFT
Model 200 are given in Appendix 111.
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4.3 Oxidation Kinetics
The oxidation kinetics of the experimental data obtained during the proccess
is discussed in this section
Table 4.1 Average oxide thickness at different temperatures and time for ptype wafers with bubbler temperature at 98°C (present work).
Time
for Oxidation
oxidation
Temperature
800°C
(hr)
Oxide
Thickness in
Angstroms
0.25
100.5
0.5
196.0
0.75
327.5
343.0
1.00
374.0
1.50
.2.00
524.5

Oxidation
Temperature
900°C
Oxide
Thickness in
Angstroms
653.5
741.0
921.0
1144.0
1756.0
2031.5

Oxidation
Temperature
1000°C
Oxide
Thickness in
Angstroms
1329.5
1894.5
2313.5
2738.5
3600.0
5124.0

Oxidation
Temperature
1100°C
Oxide
Thickness in
Angstroms
2506.0
3650.0
4409.0
5257.5
5922.5
6881.0
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Figure 4.1 Oxidation of silicon in wet oxygen at 98°C H2O & 800°C
temperature (present work)
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Figure 4.2 Oxidation of silicon in wet oxygen at 98°C H2O & 900°C
temperature (present work)
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Figure 4.3 Oxidation of silicon in wet oxygen at 98°C H20 & 1000°C
temperature (present work)
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Figure 4.4 Oxidation of silicon in wet oxygen at 98°C H2O & 1100°C
temperature (present work)
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Figure 4.5 Oxidation of silicon in wet oxygen at 98°C H2O & different
temperatures (present work)
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Table 4.2 Rate Constants for oxidation of silicon in wet oxygen
(98°C H2O)(present work).
Oxidation
Temperature
(°C)
800
900
1000
1100

Rate
Rate constant Parabolic Rate Linear
Constant
(µ2/hr) B
Constant B/A
A (µm)
0.0125
0.0368
0.1437
-0.0583

0.6388
0.4722
0.5675
0.4510

(µ/hr)
51.104
12.831
3.948
-7.746

Table 4.3 Rate Constants for oxidation of silicon in wet oxygen
(95°C H2O)[1].
Oxidation
Temperature
(°C)
920
1000
1100
1200

Rate constant Parabolic Rate Linear
Rate
A (µm)
Constant B
Constant B/A
(µ/hr)
(µ2/hr)
0.5
0.203
0.406
0.226
0.287
1.27
0.11
0.510
4.64
0.05
0.720
14.40
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Figure 4.6 The effect of temperature on the parabolic rate constant B
(present work)

Figure 4.7 Effect of Temperature on Linear Rate Constant (present work)

CHAPTER 5
FABRICATION AND CHARACTERIZATION OF MOS
STRUCTURES

5.1 Introduction
This chapter includes the actual processes used for the fabrication of MOS
capacitors after growing SiO2 of various thickness as described in Chapter 4.
It also includes the electrical characterization of these wafers. The theory
behind the Metal Oxide Semiconductor and the current conduction
mechanisms is discussed.
This chapter includes the electrical characterization of porous silicon This
porous silicon structures were fabricated in the NJIT Microelectronics
Research Center.
5.2 Fabrication
The various processess after oxidation of silicon are discussed. These
were implemented for formation of MOS capacitors in this research.

5.2.1 Sputtering
The oxidized wafers were aluminuim sputtered with a thickness of 5000A
with a Varian 3125 Coater System (Appendix IV). Prior to sputtering, the
wafers were furnace pre-cleaned.
After deposition of aluminium on the oxidized wafer, the wafers were
checked for uniformity in thickness using Dektak profilometer.
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5.2.2 Photoresist Coating
The metallized wafers were loaded on Flexifab photolithography system and
program no. 40, 50, 61 and 80 were used for coating of photoresist on
oxidized wafer. The photoresist used was Shipley 3813. See appendix II for
the program recipe.

5.2.3 Align and Expose
After coating the wafers, these wafers were processed in
Karl Suss-Leitz Align and Expose System. The exposure time was 7
seconds. The source of the exposure system was ultra-violet light. The mask
contained square patterns of three different sizes. Care was taken to see that
the wafers were properly exposed after viewing the test patterns through the
microscope.

5.2.4 Develop Photoresist
The exposed wafers were again loaded on flexifab photolithography system
for developing the photoresist. Program no. 70 and 81 were used for this
process. The developer used was MF319 (Tetra Methyl Ammonium
Hydroxide). See appendix ii for the program recipe.

5.2.5 Aluminium Etch
The aluminium is then chemically etched in H3PO4:HNO3:
HAc:H2O
(16:1:1:2) for 150 seconds. The wafers were then rinsed in cold deionised
water for 5 minutes and later spin dried.
In the second stage photoresist strip is carried out by keeping the wafers in
primary bath for 10 minutes containing M-Pyrol and then keeping in the

49
secondary bath which also contains M-Pyrol for 10 minutes. The wafers
were then rinsed in cold deionised water for 5 minutes and spin dried.
This concludes the fabrication steps for the formation of MOS structure.
Three different capacitor area patterned were:

5.3 Conduction Process in Si02
The conductance of the insulating film is a assumed to be zero in an ideal
MIS diode. However, real insulators, show carrier conduction when the
electric field or temperature is suffieciently high. The electric field in an
insulator under biasing conditions is estimated as,

where,

Ei and Es are the electric fields in the insulator and the

semiconductor, respectively, and Cs and ɛi

are the corresponding

permittivities. In the Si-SiO2 system, the field for silicon at avalanche
breakdown is about 3 x 105 V/cm; the corresponding field in the oxide is then
three times larger[44]. At this field the electron and hole conduction in the
Si02 are negligible even at elevated temperatures. However, mobile ions
such as sodium can transport through the oxide and give rise to device
instability and a hysteresis effect.
Table 5.1 shows the basic conduction processes in insulators. In the
Schottky emission process the thermionic emission across the metal-insulator
interface or the insulator-semiconductor interface are responsible for carrier
transport. The Frenkel-Poole emission is due to field-enhanced thermal
excitation of trapped electrons into the conduction band[45]. For trap states
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with Coulomb potentials, the expression is virtually identical to that of the
Schottky emission. The barrier height, however, is the depth of the trap
potential well, and the quantity (q/ πɛi)1/2 is larger than in the case of Schottky
emission by a factor of 2, since the barrier lowering is twice as large due to
the immobility of the positive charge. The tunnel emission is caused by field
ionization of trapped electrons into the conduction band or by electrons
tunneling from the metal Fermi energy into the insulator conduction band.
The emission has the strongest dependence on the applied voltage but is
essentially independent of the temperature.

The space-charge-limited

conduction results from a carrier injected into the insulator, where no
compensating charge is present. The current for the unipolar trap-free case is
proportional to the square of the applied voltage. At low voltage and high
temperature, current is carried by thermally excited electrons hopping form
one isolated state to the next. This mechanism yields an ohmic characteristic
exponentially dependent on the dc ionic conductivity and decreases during the
time the electric field is applied, because ions cannot be readily injected into
or extracted from the insulator. After an initial current flow, positive and
negative space charges will build up near the metal-insulator and the
semiconductor-insulator interfaces, causing a distortion of the potential
distribution. When the applied field is removed, large internal fields remain
which cause some, but not all, ions to flow back toward their equilibrium
position and hysteresis effects result.
Each conduction process may dominate for a certain temperature and
voltage ranges in silicon dioxide insulators.
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Table 5.1 Basic Conduction Processes in Insulators[4].
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5.4 Current - Voltage Measurements
In the present work, wafers were characterized using a Keithley 236/237
Source Measurement Unit (SMU) with a sophisticated software Model251.
The setup consists of a computer configured through an IEEE interface to
Keithley hardware which supplies voltage in steps to the sample wafers
placed in probe station. The voltage sweep was carried out in steps of 4 volts
and the compliance value of 1mA was fixed to protect the MOS devices.
Extreme care was taken during the I-V measurements so that the MOS
devices were not excited or disturbed by light in the probe station to obtain
accurate results. Maximum voltage of 90 V was applied to the test devices.
The MOS device is identified using the following convention as shown in
the example:
Wafer ID # 8015A1 means :
Wafer oxidized at 800°C at a bubble temperature of 98°C for 15 minutes, Al
represents the area as shown in section 5.2.5 of this chapter. For an oxide
thickness the corresponding process temperatures and time are listed in table
4.1.

53

Figure 5.1 Current-Voltage Curve for sample 8015A1(present work)
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Figure 5.2 Current-Voltage curve for sample 1115A2(present work)
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Figure 5.3 A plot of ln(J/E^2) versus 1/E for sample 8015A1(present work).
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Figure 5.4 A plot of ln(J/E^2) versus 1/E for sample 1115A1(present work).

CHAPTER 6
FORMATION OF POROUS SILICON

6.1 Introduction
Silicon is an important semiconductor and due to its electrical properties
and availability shares a big market in the commercial VLSI applications.
At present, silicon is mainly used in major applications in Integrated
Circuits for two purposes :
(1) Silicon as semiconductor.
(2) Silicon as Oxide.
Previously, silicon was used as dielectric using porous silicon but later on
the technology shifted towards silicon dioxide as dielectric due to better
control of oxide quality. However recently much hope has been generated
in SOT technology as well as in the optoelectronic devices because of the
unusual structure of silicon as a porous structure. Present work includes
formation of porous silicon on oxidized silicon wafer by chemical method.

6.2 Methods of Porous Silicon Formation
Silicon can be made porous by two methods as follows :
(1) Chemical etching of silicon,
(2) Electro-chemical etching of silicon

6.2.1 Chemical Etching of Silicon
P-type (100) silicon wafers having resistivity 0.0064 Q-cm as measured on
four point probe were etched in a mixture of HF:HNO3 : H2O=1:3:5 for 10
minutes.

The wafers after wet oxidation at 800°C, having bubbler

temperature of 98 °C, were used for chemical etching. Each wafer was kept
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on the wafer stack at the bottom. The wafer stack was kept vertically in
polyethylene container with the above mixture so that the wafer surface was
in contact with the mixture. The setup is shown in the fig. [6.1].

6.2.1.1 Etching Mechanism
The etching mechanism of the HF:HNO3 based system on Si has been given
in the literatures[46-50]. They state that chemical etching in the above
system is basically a two-step process in which the Si surface is first oxidized
by HNO3. The oxide then reacts with HF to form a water-soluble H2SiF6
complex. The above etching process can microscopically be considered as a
localized electrochemical process. The anode and cathode sites are formed
on the etched surface with local cell currents flowing between them during
the etch. The anode reaction consists mainly of the dissolution of Si, while the
cathode reaction is a complicated reduction of HNO3 which causes holes to
be injected into the Si.

Figure 6.1 Setup for Chemical etching of silicon (present work).

59
The proposed anode and cathode reactions as well as the overall reactions
are listed below.
Anode:

Cathode:
Overall Reaction:

where, n is the average number of holes required to dissociate one Si atom.
The anode and cathode sites are not necessarily fixed during the etching
process. The area where HNO3 attacks will become a local cathode and
causes hole injection into the Si, as described in the equation as given for
cathode. If the injected holes react with Si, the Si atom will be dissolved and
form SiO2 as shown in the equation for anode, thereby turning the original
cathode site into an anode site. The product of anode reaction, H+, might
trigger the cathode reaction again at the same site and makes the above
reaction continous. Therefore, the constant switching between the anode and
the cathode at any local area on the surface results in a non-preferential
etching of the Si surface. However, this argument is only true for nonpreferential etching. The holes from the cathode reaction may move to
another site or recombine with free electrons from the solution before they
can react with Si at the original site if the reaction environment surrounding
them favors so. In this case, the original site remains a cathode for a longer
time, and the corresponding anode somewhere else on the surface also
remains in order to keep the overall reaction neutral. The result is preferential
etching at the localized anode sites, which produces a rough Si surface,
called the porous Si layer.
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The oxidizing ability of HNO3 is proportional to the undissociated HNO3
concentration in the solution. Also, the formation of HNO2 in the cathode
reactions is suggested to be the rate-limiting step at the initial stage of
etching. Therefore, a waiting time is usually observed for the etching system
to meet at least two requirements before the chemically etched porous layer
can be formed:
HNO2;
the etching process by adsorbing enough concentration of
(1) starting

(2) initiating the preferential etching process by reducing electrode
switching rate.
As shown in fig.[6.2] the waiting time plotted as a function of volume
amount of HNO3, for a 0.02 a-cm B-doped sample, reduces significantly
with increased HNO3 concentrations. Reaction is almost immediate when the
HNO3 concentration is above 40%. The reduction in waiting time is believed
to come from the enhanced oxidizing ability from increased undissociated
HNO3 . The enhanced oxidizing ability then assists to form the residual oxide
on the Si surface, which reduces the electrode switching rate by building a
barrier between holes and the Si surface and thus directly reduces the
probability for holes to react with Si at the original cathode site. The porous
film thickness depends upon many factors such as balancing of the Si
dissolution rates of the bottom part and the top surface of the porous layer,
stirring condition etc. The mechanism involved in determining the final
thickness is mass transport-limited instead of reaction-limited[29]. Different
sample resistivity also results in a different final thickness. Film thickness
was observed to increase with doping level. Porous structure of silicon can
also be confirmed by x-ray diffraction showing broad peaks suggesting the
amorphous phase of chemically etched silicon.
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Figure 6.2 Waiting time for forming a porous layer vs. the volume ratio of
nitric acid in the solution[10].

Figure 6.3 Setup for electrochemical etching of silicon[32].
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6.2.2 Electrochemical Etching
The set-up for the formation of porous silicon by electrochemical metchod is
shown in fig.[6.3]. The set-up consists of a platinum foil (cathode) and a Si
substrate (anode) that are held vertically in an open vessel containing 10-25%
aqueous HF solution. The Si substrate is clamped to a motor-driven arm and
is mechanically cycled in and out of the electrolyte at a programmable rate
during anodization. The major attributes of the method, particularly for
purposes of device fabrication are:
(a) exposure of the substrate to the electrolyte is minimized,
(b) uniformity of microporous Si on resist-patterned surfaces is excellent,
(c) in-situ monitoring is easy, and
(d) any size and shape of substrate can be accommodated.
The uniformity, thickness and porosity of the anodized layer on a given
substrate are determined by the scanning speed, number of cycles, current
density, and HF concentration.
Selective electrochemical etching of bulk silicon in hydrofluoric acid
creates a network of pores within the silicon. Pore sizes vary between
several nanometers and one micron and the porosity varies between 10% and
90%. The nature of the porous structure is dependent on acid concentration,
applied electric potential and current density in the electrochemical cell, and
most importantly on the silicon dopant type and concentration.
6.2.2.1 Pore Formation Mechanism By Electrochemical Etching
Silicon will dissolve in hydrofluoric acid (HF) if electron acceptors are
available. This can be done by electronic hole (h+) supply from the silicon
substrate under anodic bias. Only at current densities lower than a critical
value (Jps) a porous structure will form. Low current density & high HF
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concentration favors porous silicon formation, while high current density and
low HF concentration favors polishing[30]. This can be understood by
fig.[6.4]. There is a clear correspondence between pore size (respectively
size of the remaining silicon walls) and width of the space charge region
fig.[6.5]. These pores will be designated macropores in distinction to
mesopores that will form in the case of highly doped material (p+ and n+).
However, in both cases pore formation is caused by the field of the SCR
(space charge region) that is focussed at the pore tips fig.[6.6]. Formation of
microporous silicon can be explained by quantum confinement model, since
the pore diameter of PS (porous silicon) grown on p-type silicon and the
width of the space charge region in this material are different by three orders
of magnitude. In order to understand the h+ depletion mechanism responsible
for micropore formation, one has to study the energy band structure of this
material. It has been found by light transmission measurements that the band
gap in microporous silicon is increased by about 0.5 eV[31-32]. This result
was confirmed by measurements that show light emission of microporous
silicon in the visible region[33-34]. The increase in band gap energy is
related to the size of microporous structure. If the diameter of the remaining
silicon approaches values as small as a nanometer, the band gap in this
structure increases due to quantum confinement. Fig. [6.3] shows a sketch of
the porous silicon, bulk silicon interface and the corresponding band diagram.
If a hole (h+) in the bulk silicon approaches the interface to the porous
silicon, it needs additional energy equivalent to penetrate into a wall between
two pores whereas no additional energy is necessary to move to a pore tip
(solid arrows). As a result the pore walls will be depleted of holes (h+) and
therefore will become chemically inert, whereas the dissolution reaction
continues at the pore tips. This process is self-adjusting, a thick wall implies
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a low energy barrier for h+, which allows h+ to enter the wall and initiate
further electrochemical dissolution. This process of the thinning of the walls
will continue untill the band gap increases to a value at which h+ can no
longer enter the wall. The wall becomes depleted of h+ and dissolution stops.
Applying a higher anodic bias to the substrate will increase the energy of the
h+ and therefore decrease the diameter of the remaining walls producing
porous silicon with a larger bandgap.

Figure 6.4 Regions of porous silicon formation[30].

65

Figure 6.5 Pore diameter as a function of resistivity[35].

Figure 6.6 Sketch of the space charge region around the tips of macropores
that focus the electric field[35].
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6.3 Characterization of Porous Silicon
The current-voltage characteristics, after fabrication of capacitors are
presented in Figs. 6.8-6.10. The proposed structure of metal-oxide -insulatorsemiconductor is given in Fig. 6.7(a). The difference in oxide thickness
before and after etching is given in Fig. 6.7(b).

Figure 6.7(a) Structure of Metal-Oxide-Insulator-Semiconductor (present
work)
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Figure 6.7(b) Time v/s Oxide Thickness before and after etching
(present work)
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Figure 6.8 I-V curve for sample 8015P1(present work).

69

Figure 6.9 I-V curve for sample 8090P1(present work).
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Figure 6.10 I-V curve for sample 8090P2(present work).

CHAPTER 7
APPLICATIONS OF POROUS SILICON

7.1 Porous Silicon as Insulator (SOI)
Porous silicon has been used for applications in SOI technology through
different approaches. The first approach was based on the selectivity of the
electrochemical reaction between n- and p- type silicon[37]. On p-type
substrate, n-type layer was implanted and porous silicon was formed all
around the n island and good SOI structures were obtained after oxidation of
the porous layers. With this type of SOT circuits, speed gains of 30% were
found compared to equivalent bulk technology and also showed good
electrical characteristics. However the approach was limited to small-size
islands.
However, the most promising approaches are those based on structures
such as p/p+/p or n/n+/n[38,39], where porous silicon is only formed in a thin
(1-3 pm) heavily doped buried layer accessible through upper layer as shown
in Fig. 7.1.
In a lightly dope n-type silicon substrate, a heavily doped (antimony) n
layer is created by ion implantation followed by the epitaxial growth of a
lightly doped n layer. The implantation dose and energy are chosen to give,
after redistribution, an n+ layer with a doping concentration in the range of
1018-1019 at/cm3. The optimum concentration results from a compromise:
heavily doped layers (1019) lead to homogeneous porous layer that
subsequent oxidation transforms into an oxide equivalent to silicon dioxide
throughout the whole thickness of the porous layer. SOI circuits have been
fabricated using this structures with very good characteristics[40,41].
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Recently it has been shown that the thickness of the epitaxial layer can be
reduced to very small values of about 1500 A. Circuits have been fabricated
for fully depleted silicon layers and the possibility of using these silicon
structures in submicron technologies is bright[42].
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Figure 7.1 Successive technological steps leading to SOI structure by
oxidation of a buried porous silicon layer[43]
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7.2 Light Emitting Porous Silicon (LEPOS)
Porous silicon is made by anodic etching of silicon in hydrofluoric acid.
While silicon is not attacked by HF, electrochemical dissolution occurs if an
electrical voltage is applied. A typical setup used for etching of LEPOS is
shown in fig.7.2[36]. An electrical contact was made by sputtering gold of
12 nm thickness on top of the porous silicon. The gold was structured by a
shadow mask during deposition. This layer was used as an electrical solid
state contact. It was thin enough to permit the light to pass; the transmission
is about 80%. To improve the contact from the wafer to the solution, a
300nm thick gold layer without contact implantation was deposited on the
back of the wafer. Fig. 7.3[36] shows the schematic of the sample.
Microporous silicon is etched as far as the light reaches, below it the film is
macroporous. On top of the LEPOS is the gold film which is contacted by a
needle probe for electroluminescence experiments. Fig.7.4[36] gives a SEM
view of the face of cleavage where the sample was cleaved. The bulk
silicon followed by a 30 µm thick macroporous material has been observed.
The big pores were resolved by the microscope. The material was found to
be anisotropic; the pores following the direction of the electrical current
during etching. The top layer is microporous. It is 6µm thick.
To obtain electrically induced light, the gold pads are contacted with a
needle probe. If a current of about 5 mA is applied, the whole pad is seen to
emit light. Fig. 7.5[36] shows the photograph of LEPOS. A pad of 3 x 3 is
emits light upon the application of a voltage. The light can be clearly seen
with eyes adapted to darkness.
If a porous silicon film, fabricated as described, is exposed to the light of
an ultraviolet lamp, the whole wafer shines with a bright red / orange colour.
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Luminescence with excitation by ultraviolet light was observed in films
with a thickness from 1 µm to 50 m for n-type and for p-type silicon.

Figure 7.2 Electrolytical cell used for the etching of LEPOS[36].

Figure 7.3 Scheme of the structure of a LEPOS sample[36].
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Figure 7.4 SEM side view of a LEPOS sample[36].

Figure 7.5 Photograph of a light emitting pad with needle probe[36].

CHAPTER 8
CONCLUSION

In this work, an investigation of the kinetics and electrical properties of wet
SiO2 films is presented. Initial studies of the formation and properties of
porous silicon has been carried out.
As can be seen from the table 4.1, oxides in the thickness range from
100.5A to 6881.0A was grown using 98°C as the bubbler temperature. If we
compare the rate constants of present work in table 4.2 with that in table
4.3[1], it can be seen that the rate constant A in the present work ranges from
0.0125 µm to -0.0583 µm while in case of table 4.3[l] A ranges from 0.5 pm
to 0.05 µm. Also, the parabolic rate constant B ranges in present work from
0.6388 µ2/hr to 0.4510 µ2/hr while in case of table 4.3[1], it ranges from
0.203 µ2/hr to 0.720 µ2/hr. From Fig. 4.6, we conclude that the parabolic
constant B does not change drastically with temperature. From Fig. 4.7 we
infer that linear rate constant B/A is temperature dependent. The difference
in the rate constants compared to that in [1] may be due to the difference in
bubble temperature, as in the present work, the bubbler temperature used is
98°C (100 p-type) while the bubble temperature used in [1] was 95°C (111
p-type). This difference could also be due to the difference in wafer
orientation.
The I-V characteristic for oxidized sample with thickness ranging from
100.5A to 6881.5A showed dielectric breakdown from 5V to 88V. No
profound difference in characteristic was found for different capacitor areas.
As seen from the ln(J/E2) versus 1/E graph in Fig. 5.3 for 100.5A thick
oxide, the conduction mechanism is of the Fowler-Nordheim-Tunneling which
is due to tunneling. Looking at Fig. 5.4, in the thickness range upto 6881.5A,
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ionic conduction is found to be the process and is characterized by its low
conduction at high electric field, gradually increasing to some midvalue and
remaining constant for upto certain range of electric field. This means that the
ions cannot be readily injected or extracted from the insulator and later on,
the curve shows a higher current density when the field decreases which
means that the ions flow back to their equilibrium position.
Porous silicon was formed using the already oxidized sample. Difference
in oxide thickness before and after etching can be seen from Fig. 6.7(b).
Current - Voltage measurements were carried out for MOS capacitor using
oxidized silicon and porous silicon as insulator. It is seen that the conduction
in simple oxidized wafer started at low voltages while in case of porous
silicon insulator conduction is found to start at high voltages even for
samples having the same oxide thickness. This can be seen from the Fig.
6.7(b) where the two curves cross each other. This indicates that the pore
formation is more than the oxide thickness meaning that the insulator
comprises of oxidized and unoxidized porous silicon. The I-V curves with
different areas in case of porous silicon showed no significant difference.
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APPENDIX I
BRUCE 7351 AND PROCESS PROGRAMMING

The Bruce Model 7351 Direct Digital Control System incorporates a general
purpose microcomputer supplemented with an operator's console
and dedicated software especially designed for diffusion furnace operations.
It affords precise control of temperature, atmosphere and process time while
automatically cycling through a diffusion process recipe.
For each tube the controller performs the following:
- controls temperature in essentially drift-free fashion for three heater zones
- if desired, it additionally controls temperature of three 'profile' zones within
the process environment
-it provides analog setpoints for gas mass flow controllers, additional analog
temperature controllers or any combination of similar analog equipment
- it provides on-off switching signals for up to 12 devices
- it automatically sequences through up to 30 intervals of varying duration;
ramping temperature and changing other recipe variables according to a
stored program.
In addition the controller provides the following monitoring functions:
- independent overtemperature alarm checking with tube and system
shutdown capability.
- continuous sampling of six processing thermocouples.
- computation of six deviations from zone temperature target to enable
corrective action and maintain stable temperature.
- computation of step intervals to produce linear programmed temperature
ramping.
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- continuous monitoring of analog inputs from gas mass flow controllers or
other analog devices.
- alarm activation on excessive deviation from setpoint for temperature and
gas.
- alarm indication for 10 binary inputs.
- idle temperature setting holds tube at preset minimum level independent of
controller.
Its input/output capabilities and processing speed enable the microprocessor
to support recipe programming from the console while controlling the
furnace in a production run. The microcontroller can store two process
'recipes', the multiple paramaters of time, heat and atmosphere necessary to
produce a unique furnace cycle.
Upward Integration
Its inherent computer features allow integration of the 7351 into a
minicomputer-based central control system which can store up to 100
process recipes.The mini supports recipe downloading, operator
communication, process monitoring, batch floor control and historic record
keeping for up to 48 microcontrollers.
Operational Concepts
The 7351 follows a stored recipe to exert full control over temperature
ramping, gas flow, boatloading and auxiliary operations. The 7351 console
is used to input the process recipe. This is made easier for the user by a set
of logical tables managed by the microprocessor. Using the keypad on the
7351 console the operator enters an alphabetic designator, then row and
column coordinates to store information in a table or to display the contents
of a location within the table. Tables are provided for temperature setpoint,
gas setpoint, boat direction and speed, abort conditions if process goes bad,
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and for fine tuning the three-mode controller by resetting proportional band,
rate and reset. An 'interval' table stores duration time for up to 30 timed
intervals plus pointers to data in other tables to be used in each interval; this
is actual process 'recipe'.
Remote Front Panel
The front panel , contains an 11-position alphanumeric display and a 16pushbutton keypad. These can be used to check the output of the 7601
scanner while the furnace is in operation, to interrogate microprocessor
memory and to display input data while programming a furnace run. Details
of the panel controls are given below.
Visual Display (1)
Nine-position, LED-type alphanumeric display.
Keypad (2)
Hexidecimal keypad has numbers 0-9, letters A-F. Its output appears in the
visual display above.
Shift Switch (2a)
A latching pushbutton with LED indicator which glows when switch is
latched. Effectively doubles number of alphabetic keys by displaying key
with following period (A, A.; B,B. etc. ).
Operation Indicator Panel (3)
Vertical panel on upper right contains 15 labels. An LED beside each label
glows according to current operation. More than one may be lighted at one
time.
Data Switch (4)
The two-position DATA switch (Process/Recipe) allows the operator to
change the visual display from operational data to recipe (input) data.
Key Switch (5)
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Four-position key-operated switch with key removable to lock in any
position:
PROG position is used for programming the controller but simultaneously,
the tube can be run in this position.
AUTO is the usual mode for tube operation. Program values can be
interrogated but not changed while in this position.
REM is used for exchange of recipes with an upstream computer or an
internal storage buffer.
MAN places the controller off line and energizes terminals 7-11 ('manual
only') of TB-9 in the 7602 termibox; enables manual control of gas panel.
Overtemp Light (6)
Red indicator light (LED) glows if the tube overheats. It is in a sensing
circuit independent of the controller.
Tube Power Light (7)
Glows when power is available to heat the tube.
Output Lights (8)
These lights glow, or pulse, as their respective zone heaters are energized
Left to right they indicate the load, center and source heaters, respectively.
Start Switch (9)
The START switch glows white to indicate 'IN CYCLE' when pressed. It
goes off automatically at the end of a programmed cycle.
Acknowledge Switch (10)
The ACK switch glows red on the top to indicate an alert/alarm condition.
Initially the light will flash and, if an alarm condition, a horn will sound.
Pressing the switch stops the light from flashing and turns off the horn. The
switch glows red, however, until the alarm condition is corrected. The
switch glows green (COMPLT) on the bottom half to indicate completion of
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a programmed cycle. Pressing the switch causes the light to go out and
enables starting the next cycle.
Abort Cycle (9 & 10)
Pressing the START & ACK switches at the same time aborts the current
cycle. The controller returns to interval 0 until a cycle is restarted. Pressing
START restarts automatic cycling in interval 1.
Visual Display Fields
The visual display window at the top center of the 7351 console has nine
seven-segment display positions and utilizes s-plus-decimal-point LED's.
The display is divided into four fields, as shown in fig. 1-2, to accomodate
various data input and readout operations.
DATA FIELD
It is a field of up to six characters that displays input data going to, or
readout data coming from, the 'cordinate field'.
COORDINATE FIELD
It is a field of up to three characters at the rightmost end of the display used
to locate a unique data space within a data table. The first digit of this field
usually represents a row number and the second represents a column
number.
COMMAND FIELD
It is a single character, sometimes preceded by the SHIFT switch. This is the
first character entered in a command sequence for a data input or readout
operation. The command field always takes a letter key - A to F, exclusive
of E. The letter usually designates a table. The next entry, the coordinate
field, selects a data space within the designated table and the data at that
space is shown in the data field.
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FUNCTION FIELD
It has 12 miniature LEDs, positioned beneath the numbers in this field, light
to indicate that a numbered function is ON, is Base Mode, or indicate the
source of an alarm when in display mode.
TUBE LAYOUT
A diffusion tube is divided into three main ZONES. The LOAD ZONE, or
ZONE 1, is the end of the tube that the boatloader containing the wafers
enters. The CENTER ZONE, or ZONE 2, is the area where most of the
wafers rest when the boatloader has been fully inserted. It is in this zone that,
under proper conditions, a variation of not more than 1/2 C. exists. The
SOURCE ZONE, or ZONE 3, is the zone where furnace are three HEATER
THERMOCOUPLES, each corresponding to a the process gases enter.
Implanted above the inner ceramic wall of the furnace zone. Thus, there is a:
LOAD ZONE HEATER THERMOCOUPLE CORRESPONDING TO
ZONE 1
CENTER ZONE HEATER THERMOCOUPLE CORRESPONDING TO
ZONE 2
SOURCE ZONE HEATER THERMOCOUPLE CORRESPONDING TO
ZONE 3
The entire inside area of the tube, where tube ATMOSPHERE and wafers
interact, is called the PROFILE AREA. Since a great deal of interaction
occurs in this area, temperatures are critical. For this reason, another set of
three thermocouples is often inserted in the profile area. These are
PROP-1E THERMOCOUPLES. Like the heater thermocouples, each
profile thermocouple corresponds to a furnace zone.Thus,there is a
PROFILE LOAD ZONE THERMOCOUPLE corresponding to ZONE 4
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PROFIT E CENTER ZONE THERMOCOUPLE corresponding to ZONE 5
PROFILE SOURCE ZONE THERMOCOUPLE corresponding to ZONE 6
In addition to the six thermocouples already mentioned, a typical set-up also
includes an OVERTEMPERATURE THERMOCOUPLE at both the load
and source zones of the tube. These can be read from the 7351, although the
DDC does not use or oprate on their data.
GRAPHIC RECIPE
In the next page, depicts a graphic representation of a semiconductor recipe
being run in a tube controlled by a 7351. In diagram, for Time zero (TO), the
temperature is stabilized at 500 °C,with a low level Nitrogen gas flow. In Tl,
the boat enters the furnace, with a constant temperature and gas flow
being maintained. In T2, temperatures are RAMPED, or controlled at a
certain rate of change say (10°/min.) upward for 30 minutes to oxidation
temperature. In T3, temperature is stabilized and the wafers SOAK at
oxidation temperature, Nitrogen is turned off, and Oxygen is turned on.
In T4, Oxygen gas main and Bubbled Oxygen is kept on for oxidation
duration. In T5, the furnace is cooled to 500°C within 60 minutes, and
Nitrogen is turned on whereas Oxygen gas and Bubbled Oxygen are turned
off. In T6, the boat comes out of the furnace. In T7, the boat is out of the
furnace and the wafers cool down for 10 minutes which marks the end of
oxidation run.
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Graphic Recipe

APPENDIX II
FLEXIFAB PHOTOLITHOGRAPHY
SYSTEM AND PROCESS PROGRAMS
Flexifab photolithography system is an advanced robot and computerised
system used in coating of wafers with photoresist, baking of wafers after
applying photoresist, developing of patterns after exposing the photoresist in
Expose & Align System. This system can be programmed according to the
process requirement. It is comprised of 9 modules including sender,
transporter, receiver, vacupryme, coldplate, coater, hotplate-1, developer and
hotplate-2.
# 01
1 Module # 4 Vacupryme

Pr . 40

Serial

2 Module # 5 Coldplate

Pr. 50

Serial

3 Module # 6 Coater

Pr. 61

Serial

4 Module # 8 Hotplate

Pr. 80

Serial

1 Module # 7 Developer

Pr. 70

Serial

2 Module # 9 Hotplate

Pr. 81

Serial

# 02
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#PR. 40 VACUPRYME RECIPE
Step.

Time (Sec.)

Temp. °C

Presure (Pa.)

Function

1.

020.0

135

N2

2.

010.0

135

3.

002.0

135

4.

010.0

135

00150

Va

5.

002.0

135

-

N2

6.

010.0

135

00150

7.

001.0

135

-

8.

020.0

135

No Pressure

9.

015.0

135

-

10.

010.0

135

00150

Va
N2

00150

Va

Pr

Va

#PR. 50 COLDPLATE RECIPE
Step.

1.

Time (Sec.)

030.0

Plate Temp. °C

18

Wafer
Temp. °C
22
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#PR. 61 COAT RECIPE
Step.

Time (Sec.)

Speed (RPM)

Ac.

Head / Spd.

Function

(1.0 / 3.0)

Rd la

1.

001.0

00800

20

2.

001.4

00800

01

3.

000.5

01000

01

4.

025.0

04500

10

5.

005.0

01500

20

S1 S2 Dn

6.

010.0

02000

20

Si S2 Dn

7.

002.0

02000

01

8.

015.0

02000

01

9.

000.5

0000

10

#PR. 80
Step.
1.

Time (Sec.)
060.0

BAKE RECIPE

Temp. °C
110

Height

Function

0.000

Vc
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#PR. 70
Step.

Time (Sec.)

DEVELOP RECIPE

Speed (RPM)

Ac.

Head / Spd.

Function

1.

010.0

00500

01

(3.0 / 3.0)

Fl

D1

2.

005.0

00050

01

(3.0 / 3.0)

Fl

Dl

3.

001.0

00000

01

(3.0 / 3.0)

Fl

D1

4.

030.0

00000

01

5.

001.0

00000

01

(3.0 / 3.0)

Fl

Dl

6.

002.0

00400

04

(3.0 / 3.0)

Fl

D1

7.

006.0

00050

01

(3.0 / 3.0)

Fl

Dl

8.

015.0

00000

01

9.

008.0

02000

10

10.

015.0

04000

50

#PR. 81
Step.
1.

Time (Sec.)
060.0

BAKE RECIPE

Temp. °C

Height

Function

115

0.000

Vc

1

APPENDIX III
NANOSPEC /AFT
AUTOMATIC FILM
THICKNESS MEASUREMENT SYSTEM

The NANOSPEC/AFT is a computerized film thickness measurement system.
It includes a spectrophotometer head, which can measure in the wavelength
range of 370 to 800 nanometers, using a computer-controlled grating
monochromator, photomultiplier tube detector, and amplifier. The amplifier
output is converted to a digital signal by the computer, which then calculates
film thickness with one of several algorithms based on interference patterns.
When the MEAS key is pressed, the spectrophotometer head scans from 480
to 800 nanometers, generating a corrected spectrum by computing a ratio to a
bare silicon reference previously stored. The resulting spectral data are
analyzed by the computer, which determines the exact film thickness
corresponding to the interference pattern. The result is printed out in
angstroms or microns.
Steps for measuring Silicon Dioxide Thickness on Silicon Substrate:
. Start at the Available Programs screen.
2. Enter program number 1.
3. Choose the objective lens.
4. Perform or bypass a new reference scan.
5. Make certain the objective lens is correct.
6. Enter the sample identification.
7. Enter the refractive index, if the Refractive Index Option is enabled.
8. Locate, focus and take a measurement.
9. Accept or reject the measurement.
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Repeat 8. through 9. for more measurements on the same sample.
OR
10. Take a measurement with the same program on a new sample.
OR
11. Select a new program.

APPENDIX IV
VARIAN 3125 COATER SYSTEM

The Varian 3124 Coater System is a completely Self-contained, highproduction system designed primarily for vacuum deposition of 2-inch
through 5- inch wafers. The basic system includes a fully integrated VHS250 diffusion pump, a 14-inch ID high-vacuum valve with integrated liquid
nitrogen trap, vacuum console housing, and an electronic control console that
includes all the instrumentation required for controlling and monitoring the
vacuum and deposition sequencing.
To satisfy a large variety of coating applications a number of process
chambers-both vertical and horizontal, fixtures, S-Gun sources, evaporation
sources, power supplies, monitors, and heaters are available.
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APPENDIX V
KEITHLEY INSTRUMENTS

Model 251 I-V Test Software
Model 251 is an sophisticated software which controls model 236/237/238
Source Measure Units (SMU).
Model 251 performs the following tests:
-FET TEST: Curve Family, Threshold Voltage, Transconductance,
Breakdown and Leakage
-BIPOLAR TEST: Curve Family, Gummel Plot, Current Gain, Breakdown
and Leakage
-DIODE TESTS: I-V Curve, Reverse Breakdown, Zener Voltage
-COMPONENT TESTS: Capacitor Leakage, Resistor Voltage Coefficient
In the recent work I-V curves were obtained performing capacitor test,
sweeping voltages upto 90 volts. Maximum compliance value kept was
1mA. The voltage sweep was supplied through the software model 251 which
controls Model 2361(Trigger Controller). This Trigger Controller controls
the amplitude and frequency of voltage, which is supplied to the test fixture.
The test fixture consists of thin probes which are placed on the metallized
part of the wafer while the bulk silicon part is given a low voltage. The
source measure unit senses the current generated by voltage sweep which is
sent to the computer through FEE-488 interface back to computer where a IV curve is generated.
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